

10971 U.S. PTO
10/035192
01/04/02

BEST AVAILABLE COPY

U.S. UTILITY Patent Application

PATENT NUMBER and
ISSUE DATE

APPL NUM	FILING DATE	CLASS	SUBCLASS	GAU	EXAMINER
10035192	01/04/2002	455	192.2	2681	West

*APPLICANTS: Muramoto Kimio;

**CONTINUING DATA VERIFIED: *Mae Dn*

** FOREIGN APPLICATIONS VERIFIED: *Yes Dn*
JAPAN 2001-000803 01/05/2001

PG-PUB ☐ DO NOT PUBLISH ☐ RESCIND ☐

Foreign priority claimed ☒ yes ☐ no
35 USC 119 conditions met ☒ yes ☐ no
Verified and Acknowledged Examiners's initials *DN*

ATTORNEY DOCKET NO
H6809.0000/P000

TITLE : Synchronization timing correcting circuit and method

U.S. DEPT. OF COMM./PAT. & TM.-PTO-436L (Rev. 12-94)

NOTICE OF ALLOWANCE MAILED		Assistant Examiner	CLAIMS ALLOWED	
			Total Claims	Print Claim for, O.G.
ISSUE FEE		Primary Examiner	DRAWING	
Amount Due	Date Paid		Sheets Drwg.	Figs. Drwg.
<input type="checkbox"/> TERMINAL DISCLAIMER		PREPARED FOR ISSUE	Application Examiner	
WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368, Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.				

FILED WITH:

☐ DISK (CRF)

☐ CD-ROM

(Attached in pocket on right inside flap)